Embedded Systems Development
Specifications
Architecture
Hardware Design
Firmware Development
Emulation & Debug
PC Software
Integrated Circuit (IC) Development
Specifications
Architecture
Digital Design
Simulation
Verification
Debug
Patents
Draft
Review
Intellectual Property Expert Witness
US 6,052,035 - Oscillator with clock output
inhibition control
BSEE Magna Cum
IEEE Phoenix
Area Consultants Network
English - Native
French - Conversational
Email: mpyska@cox.net
Phone/message: 480-204-0682
KEYWORDS: ASIC, assembler,
assembly, C, C programming, Cadence Opus Virtuoso Verilog-XL,
design, digital, DOS operating system, embedded, FPGA, IC, ICD In Circuit
Debuggers, ICE In Circuit Emulators, integrated circuits, Linux, Mentor ModelSim, microcontroller, microprocessor, .NET, PERL, PIC,
PLD, Semiconductor, SPICE, Synopsys Design Compiler,
System on a Chip (SoC), Unix, verification, verify, Verilog, VHDL, VB, Visual Basic, VLSI Very Large Scale
Integration, Xilinx, Windows